earticle

FPGA Based Low Power DES Algorithm Design and Implementation using HTML Technology SCOPUS

Vandana Thind, Bishwajeet Pandey, Kartik Kalia, D M Akbar Hussain, Teerath Das, Tanesh Kumar

보안공학연구지원센터(IJSEIA) International Journal of Software Engineering and Its Applications Vol.10 No.6 2016.06 pp.81-92

LVCMOS Based Energy Efficient Sindhi Unicode Reader for Natural Processing on 28nm FPGA

Shivani Madhok, Inderpreet Kaur, Vanshaj Taxali, Vandana Thind, Sweety Dabas, Tushar Madhok

보안공학연구지원센터(IJUNESST) International Journal of u- and e- Service, Science and Technology Vol.8 No.8 2015.08 pp.207-214

SSTL Based Power Efficient Implementation of DES Security Algorithm on 28nm FPGA SCOPUS

Bishwajeet Pandey, Vandana Thind, Simran Kaur Sandhu, Tamanna Walia, Sumit Sharma

보안공학연구지원센터(IJSIA) International Journal of Security and Its Applications Vol.9 No.7 2015.07 pp.267-274