earticle

논문검색

Poster Session II

Cache Invalidation Hardware for Cache-friendly Programming

초록

영어

The performance overhead is a major threat to cloud computing services. Of the many ways to reduce overhead, refreshing the oldest data in a cache is decent. In this paper, we designed hardware that allows cache clean on Arm architecture. We demonstrate 32 times better performance by leveraging the hardware CIH.

목차

Abstract
I. INTRODUCTION
II. BACKGROUNDS
A. Cache Hierarchy and Property
B. Snoop Control Unit (SCU)
III. EXPERIMENTS AND RESULTS
A. Experiment Setup
B. Performance of CIH
IV. CONCLUSION
ACKNOWLEDGMENT
REFERENCES

키워드

저자정보

  • Heemin Lee Computer Science and Engineering Korea University
  • Taeweon Suh Computer Science and Engineering Korea University

참고문헌

자료제공 : 네이버학술정보

    함께 이용한 논문

      0개의 논문이 장바구니에 담겼습니다.