earticle

논문검색

LVCMOS IO Standard Based High Performance RAM Design on 28nm FPGA

초록

영어

In the work the energy efficient and thermal aware single-port RAM has been designed to make it more energy efficient using 28 nm Kintex-7 at ambient temperature of 25 ◦C design tool used is Xilinx 14.2 ISE. Frequency scaling approach has been taken to design energy and power efficient RAM. It is done by scaling frequencies from 50GHz to 200 GHz and calculating the Leakage Power, Quiescent Power as well as the Junction Temperature of Single–Port RAM. Leakage Power has been reduced to the range of 9.411% to 3.52%by Frequency Scaling technique, Quiescent Power Consumption in the range 9.33% to 4.00% and Junction Temperature range from 9.39% to 3.33%, IO Power consumption in range of 45.75% to 15.266% for 50GHz frequency and so on, which makes RAM Design energy efficient and thermal aware.

목차

Abstract
 1. Introduction
 2. Literature Review
 3. Results of Frequency Scaling
  3.1. Operating Frequency is 50 GHz
  3.2. Operating Frequency is 100 GHz
  3.3. Operating Frequency of 200 GHz
  3.4. Optimizing the Junction Temperature
 4. Conclusion
 5. Future Scope
 References

저자정보

  • Simran Bhalla Gyancity Research Lab, Gurgaon, India
  • Tanmeet Kaur Gyancity Research Lab, Gurgaon, India
  • Kashish Bansal Gyancity Research Lab, Gurgaon, India
  • Itanshu Ahuja Gyancity Research Lab, Gurgaon, India
  • Sabia Chawla Gyancity Research Lab, Gurgaon, India

참고문헌

자료제공 : 네이버학술정보

    함께 이용한 논문

      ※ 원문제공기관과의 협약기간이 종료되어 열람이 제한될 수 있습니다.

      0개의 논문이 장바구니에 담겼습니다.