earticle

논문검색

Design and Implementation of Fingerprint Sensor for Calibration of Parasitic Offset Image

원문정보

초록

영어

A FPGA implementation of fingerprint sensors scheme is described for removing parasitic offset image on no touch. This paper proposes an effective fingerprint identification system with 160x192 array fingerprint sensor hardware. The proposed calibration scheme initializes a fingerprint sensor LSI to eliminate the influence of offset image by the electrical characteristic difference of pixel array, which is degraded during long-time use. Each step of a fingerprint algorithm is analyzed based on FPGA. This paper designs an effective hardware scheme for using the Verilog-HDL in 160x192 pixel array. The circuit includes 3 memorys and control logic. The function is verified in RTL simulation and FPGA logic synthesis.

목차

Abstract
 1. Introduction
 2. Calibration Scheme
 3. Proposed Calibration Structure and FPGA Implementation
 4. Conclusion
 Acknowledgements
 References

저자정보

  • Seungmin Jung School of Information and Telecommunication, Hanshin University, Osan, Korea

참고문헌

자료제공 : 네이버학술정보

    함께 이용한 논문

      ※ 원문제공기관과의 협약기간이 종료되어 열람이 제한될 수 있습니다.

      0개의 논문이 장바구니에 담겼습니다.