earticle

논문검색

Low Hardware Complexity QCA Decoding Architecture Using Inverter Chain

원문정보

초록

영어

This paper presents a quantum-dot cellular automata (QCA) 3-8 decoder with low hardware complexity. The proposed architecture is based on inverter chains to get inverse value and cross over a wire. We also use 5-input majority voting gates for 3-input AND gates. In this paper, we focus on the hardware complexity to reduce the number of cells and minimize wasting an area. Our architecture has not only an excellent regularity and scalability but a strong signal strength so that it is easy to extend a structure and connect with other circuit.

목차

Abstract
 1. Introduction
 2. Related Works
  2.1. Quantum-dot Cellular Automata Basics
  2.2. Decoding Architecture
  2.3. Previous Works
 3. Proposed Decoder
 4. Simulation and Analysis
 5. Conclusions
 Acknowledgments
 References

저자정보

  • Jun-Cheol Jeon Department of Computer Engineering, Kumoh National Institute of Technology 61, Daehak-ro, Gumi, Gyeongbuk 730-701, Korea

참고문헌

자료제공 : 네이버학술정보

    함께 이용한 논문

      ※ 원문제공기관과의 협약기간이 종료되어 열람이 제한될 수 있습니다.

      0개의 논문이 장바구니에 담겼습니다.