earticle

논문검색

Voltage Scaling Based Wireless LAN Specific UART Design Based on 90nm FPGA

초록

영어

This research work emphasizes on the design of the wireless LAN specific UART. The frequencies that are standardized for the wireless LANs have been analyzed by scaling the voltage. The aim is to find out the most energy efficient specifications for the UART. After all the calculations, deduction comes over to a point that increasing the voltages increases the power consumption and therefore, the wastage gets elevated too. However, at lower values there is lesser wastage of power and hence the efficiency increases. Virtex-4 FPGA and WLAN standards have been focused upon to make the UART design. Xilinx software as well as the Verilog Hardware Description Language have been used for the purpose. The power consumption swings between 16% to 95.59% for different values of voltages at the specified WLAN frequencies. Various power loss parameters have been studied to get the most optimum operating condition for the UART.

목차

Abstract
 1. Introduction
 2. Related Work
 3. Objective
 4. Results
 5. Conclusion
 6. Future Scopes
 References

저자정보

  • Rashmi Sharma Gyancity Research lab, Gurgaon, India
  • Lakshay Rohilla Gyancity Research lab, Gurgaon, India
  • Arjun Oberai Gyancity Research lab, Gurgaon, India
  • Sujeet Pandey Gyancity Research lab, Gurgaon, India
  • Vaashu Sharma Gyancity Research lab, Gurgaon, India
  • Kartik Kalia Gyancity Research lab, Gurgaon, India

참고문헌

자료제공 : 네이버학술정보

    함께 이용한 논문

      ※ 원문제공기관과의 협약기간이 종료되어 열람이 제한될 수 있습니다.

      0개의 논문이 장바구니에 담겼습니다.