earticle

논문검색

An Implementation of Parasitic Insensitive 128 x100 Pixels Fingerprint Sensor using Modified Switched Capacitor Integrator

원문정보

초록

영어

This paper proposes 128x100 array fingerprint sensor with the modified parasitic insensitive switched capacitor integrator. The modified parasitic insensitive switched capacitor integrator includes four switches to eliminate parasitic capacitance and transfer a generated charge. The proposed circuit also frees from the influence of skin resistivity, because the effect of the voltage drop through skin resistor is very small. The scheme of one pixel includes a pixel level charge transfer and also parasitic insensitive switched capacitor integrator with a differential amplifier. The proper operation is validated by HSPICE for one-pixel and RTL simulation including logic synthesis for a full chip design on condition of 0.35μm typical CMOS process and 3.3V power. The layout is performed by full custom flow for one-pixel and auto P&R for a full chip. The area of a full chip is 8721 μm x 6921 μm and the gate count is 1,140,553. The area of one-pixel is 58 x 58 μm2. Pitch is 60 μm and image resolution is 423dpi.

목차

Abstract
 1. Introduction
 2. Proposed Sensing Scheme
  2.1. Charge Transfer Switched Capacitor Integrator without a Parasitic Capacitance
  2.2. Design of Fingerprint Sensor with the Switched Capacitor Integrator
  2.3. LSI Implementation of Proposed Sensing Technique
 3. Conclusion
 Acknowledgement
 References

저자정보

  • Seung Min Jung School of Information and Telecommunication, Hanshin University, Osan, Korea

참고문헌

자료제공 : 네이버학술정보

    함께 이용한 논문

      ※ 원문제공기관과의 협약기간이 종료되어 열람이 제한될 수 있습니다.

      0개의 논문이 장바구니에 담겼습니다.