earticle

논문검색

Improving Analysis Accuracy In Integrated Circuit Design Using Cubic Bézier Curves And Patches

초록

영어

In this paper, we introduce a method for the application of Bézier curve algorithms to lookup-table-based interpolations, particularly for the use of timing, power, and noise analysis in integrated circuit design. Bézier curves can replace conventional piecewise linear functions for accuracy enhancement. Selecting control points with physical implications and forcing curves to pass through sampled points are critical for achieving the envisioned improvements. This method can be easily applied to the interpolation of splines.

목차

Abstract
 1. Introduction
 2. Nonlinear Fitting Curves
  2.1. B-Splines
  2.2. Bézier Curves
 3. Improving Accuracy on 2D Lookup tables
  3.1. Determining Control Points
  3.2. Approximating Derivatives at Sampled Points
  3.3. Evaluating Points on the Curve
 4. Improving Accuracy In 3D Lookup Tables
  4.1 Rectangular Patches with Tensor Product
  4.2 Triangular Patches
 5. Results From Experiments
 References

저자정보

  • Eric Y. Chen Google Inc.
  • May Huang Dept. of Electrical Engineering International Technology University

참고문헌

자료제공 : 네이버학술정보

    함께 이용한 논문

      ※ 원문제공기관과의 협약기간이 종료되어 열람이 제한될 수 있습니다.

      0개의 논문이 장바구니에 담겼습니다.