원문정보
피인용수 : 0건 (자료제공 : 네이버학술정보)
초록
영어
Whirlpool hash function should be capable of processing the input data streams at high speeds. We propose a fully synchronous parallel pipelined architecture with ten stages of pipelining between rounds, and internal pipelining within each round stage.
The proposed architecture can tremendously improve the performance of Whirlpool hash function. Our final implementation can encrypt continuous bit streams seamlessly, achieving a throughput of 56.89 G bps, which is considerably high compared to existing implementations in literature.
목차
Abstract
1. Introduction
2. Proposed high-speed hardware architecture
3. Performance comparison
4. Conclusion
References
1. Introduction
2. Proposed high-speed hardware architecture
3. Performance comparison
4. Conclusion
References
저자정보
참고문헌
자료제공 : 네이버학술정보